> Also be aware that some I/O spaces repeat, for example the VIA and SCC
> regs show up at multiple addresses so you need to figure out a binary
> AND mask when accessing them...
> i.e. (addr & 0x79)
yep, all memory mapping in IDLE was done using the schematics... even
side effects of MMU are supposed to be implemented (ie when reading
the serial number, SOR or SLR is also read).
For IO, I use a function table and the AND is implemented by
registering functions at every address where it should appear. I don't
think it's a big performance gain but it helps code readability
(registering is in each specific module instead of a big dispatch
function).
--~--~---------~--~----~------------~-------~--~----~
You received this message because you are subscribed to the Google Groups "LisaList" group.
To post to this group, send email to lisalist_at_email.domain.hidden
To unsubscribe from this group, send email to lisalist-unsubscribe_at_email.domain.hidden
For more options, visit this group at http://groups.google.com/group/lisalist?hl=en
-~----------~----~----~----~------~----~------~--~---
Received on 2008-03-20 12:48:56
This archive was generated by hypermail 2.4.0 : 2020-01-13 12:15:13 EST